Results for "((single and event and upset and routing)<in>metadata)" e-mail

Your search matched 7 of 1551427 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

New Search

Modify Search

((single and event and upset and routing)<in>metadata) Search

Check to search only within this results set

» Key

IEEE JNL	IEEE Journal or Magazine
IET JNL	IET Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IET CNF	IET Conference Proceeding
IEEE STD	IEEE Standard

Display Format: Citation Citation & Abstract

view selected items Select All Deselect All

1. **Detecting SEU-caused routing errors in SRAM-based FPGAs**
Reddy, E.S.S.; Chandrasekhar, V.; Sashikanth, M.; Kamakoti, V.; Vijaykrishnan, N.;
VLSI Design, 2005. 18th International Conference on
3-7 Jan. 2005 Page(s):736 - 741
Digital Object Identifier 10.1109/ICVD.2005.79
AbstractPlus | Full Text: PDF(120 KB) IEEE CNF
Rights and Permissions

2. **Multiple errors produced by single upsets in FPGA configuration memory: a possible soluti**
Sonza Reorda, M.; Sterpone, L.; Violante, M.;
Test Symposium, 2005. European
22-25 May 2005 Page(s):136 - 141
Digital Object Identifier 10.1109/ETS.2005.29
AbstractPlus | Full Text: PDF(120 KB) IEEE CNF
Rights and Permissions

3. **Evaluating SEU and crosstalk effects in network-on-chip routers**
Frantz, A.P.; Carro, L.; Cota, E.; Kastensmidt, F.L.;
On-Line Testing Symposium, 2006. IOLTS 2006. 12th IEEE International
10-12 July 2006 Page(s):2 pp.
Digital Object Identifier 10.1109/IOLTS.2006.33
AbstractPlus | Full Text: PDF(160 KB) IEEE CNF
Rights and Permissions

4. **A new reliability-oriented place and route algorithm for SRAM-based FPGAs**
Sterpone, L.; Violante, M.;
Computers, IEEE Transactions on
Volume 55, Issue 6, June 2006 Page(s):732 - 744
Digital Object Identifier 10.1109/TC.2006.82
AbstractPlus | Full Text: PDF(1888 KB) IEEE JNL
Rights and Permissions

5. **On the evaluation of SEU sensitiveness in SRAM-based FPGAs**
Bernardi, P.; Reorda, M.S.; Sterpone, L.; Violante, M.;
On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International
12-14 July 2004 Page(s):115 - 120
AbstractPlus | Full Text: PDF(275 KB) IEEE CNF

Rights and Permissions

6. **SEU effect analysis in a open-source router via a distributed fault injection environment**
Benso, A.; Di Carlo, S.; Di Natale, G.; Prinetto, P.;
Design, Automation and Test in Europe, 2001. Conference and Exhibition 2001. Proceedings
13-16 March 2001 Page(s):219 - 223
Digital Object Identifier 10.1109/DATE.2001.915028
AbstractPlus | Full Text: PDF(328 KB) IEEE CNF
Rights and Permissions

7. **Using run-time reconfiguration for fault injection in hardware prototypes**
Antoni, L.; Leveugle, R.; Feher, M.;
Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. 17th IEEE Internation
6-8 Nov. 2002 Page(s):245 - 253
Digital Object Identifier 10.1109/DFTVS.2002.1173521
AbstractPlus | Full Text: PDF(280 KB) IEEE CNF
Rights and Permissions

Indexed by Inspec